Q. Code: 991283

Reg. No.							

B.E / B.TECH. DEGREE EXAMINATIONS, MAY 2024

Fifth Semester

EC18503 – COMPUTER ORGANIZATION AND DESIGN

(Electronics & Communication Engineering)

(Regulation 2018 / 2018A)

TIME	E: 3 HOURS MAX. M	IARKS	S: 100
COURSE OUTCOMI			RBT LEVEL
CO 1	Compute the performance of various computer architecture and to interpretation set of MIPS processor.	oret th	
CO 2	Design and construct various arithmetic circuits for an Arithmetic and Logic	units c	of 4
CO 3	computing systems. Assessing various pipelining techniques to implement it for better data path cons	tructio	n 3
CO 4	for Control units of computing systems. Categorize various paralleling process techniques and its challenges and distinguish various multithreading techniques.	also t	o 3
CO 5	Organize the different Memory technologies and I/O systems to be prefer computer architectural design.	rred fo	or 4
	PART- A(10x2=20Marks)		
	,		
	(Answer all Questions)	CO	RBT LEVEL
1.	Define the terms instruction, operation, and operand in the context of computer architecture.	1	3
2.	Compare and contrast the characteristics of uniprocessor and multiprocessor systems.	1	3
3.	Point out the importance of sub-word parallelism.	2	3
4.	Convert the given decimal number into binary and Express it in IEEE 754 Single Precision Format (15.250) _d .	2	3
5.	Mention the various phase in executing an instruction.	3	2
6.	A pipeline 'P' operating at 500MHz has a speedup factor of 6 and operating at 75% efficiency. Calculate the number of stages in the pipeline.	3	3
7.	State the Limitations to increase the clock frequency or processor speed.	4	2
8.	Discuss the major challenges in parallel processing.	4	3

O. Code: 991283 9. Briefly describe the role of Translation Look aside Buffers (TLBs) in virtual 4 memory management. 10. 5 3 What is the purpose of dirty/ modified bit in cache memory? **PART- B (5x 14=70Marks)** Marks \mathbf{CO} **RBT** LEVEL 11. (a) Assume variable h is associated with register \$1 and the base address (10)1 3 of the array A is in \$s2. What is the MIPS assembly code for the C assignment statement A[16] = h + A[12]; Also represent all the MIPS code in machine readable format. Explain in detail the Components of a computer. (04)ii 1 3 **(b)** In the following code segment, f,g,h,i and j are variables which (07)1 3 correspond to MIPS registers \$s0 to \$s4, Write the equivalent MIPS code and elaborate on it. if(i==i)f=g+h;else f=g-h;ii List the eight great ideas in computer architecture and explain with (07)example. 12. (a) Demonstrate with examples how floating point addition and multiplication 2 4 (14)is done in a computer system. Perform Multiplication operation Using Booth's Algorithm for the **(b)** (07)2 4 given Signed Numbers Multiplicand = $(-7)_{10}$ Multiplier = $(2)_{10}$ ii) Divide the following numbers using Restoration division technique (07)2 4 Dividend(Q) = $(9)_{10}$ Divisor (M)= $(3)_{10}$ 13. (a) Describe MIPS data path implementation for an R-type instruction with 3 2 (14)necessary multiplexers and control lines. (OR) **(b)** Describe the data path in operation for a branch-on-equal instruction with 3 2 (14)suitable block diagram. Demonstrate the three Principal approaches to Hardware Multithreading 14. (a) (14)4

(OR)

4

(14)

4

Compare the Michael Flynn's classifications of parallel computing system

in terms of instruction and data stream with necessary sketches.

with necessary diagrams.

(b)

Q. Code: 991283

15. (a) Discuss in detail the ways for improving cache performance.

(14) 5

5

3

3

(OR)

(b) Consider a main memory has 3 page frames 0,1,2. Processors requires pages from virtual memory in the following sequence of page numbers:7,3,7,1,5,7,4,5,3,7,5,7. Show and compare the implementation of FIFO, LRU, LFU page replacement techniques.

(14) 5

PART- C (1x 10=10Marks)

(Q.No.16 is compulsory)

Marks CO RBT LEVEL

16. Conduct performance analysis of three types of pipeline hazards and the (10) 5 various techniques used to manage the dependencies in detail.