## Q. Code:316767

		Reg. No.												
	<b>B.E.</b> / <b>B.T</b>	CH DEGREE E		MIN	ATI	ONS	5, M	<b>IAY</b>	202	24				
		Second	Sem	ester	NID	GVG		лл г	<b>NEC</b>		NT			
CS22202 – DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to CS & AD)														
		(Regula	tion 2	2022)	/									
TIME: course outcomes	3 HOURS	ST	TATEM	IENT					Μ	[AX	. M/	ARK	KS:	100 rbt level
CO 1	Students will be able of Boolean functions	to learn the differe	ent ty	pes o	f nu	mber	syst	æms	and	l sin	nplif	ficati	on	1
CO 2	Students will be able	to understand vario	us lo	gic ga	ites a	ind th	ieir u	isage	e					2
CO 3 Students will be able to study, analyze and design various combinational circuits and its implementation using VHDL					4									
CO 4	Students will be able	to understand the d	iffere	ent typ	be of	mem	ory	and	their	r stru	uctu	res		2
CO 5	Students will be able sequential circuit	to study, analyze o	f RT	L not	ation	regi	ster	oper	atio	ns ir	ı a c	lock	ted	4
		PART- A (20 (Answer a	<b>x 2 =</b> .ll Qu	= <b>40 N</b> lestion	<b>/lark</b> ns)	xs)						C	20	RBT LEVEL
<b>1.</b> Sim	plify the following Boo	lean Function F=X	K'Y'-	+XY+	X'Y	•							1	1

2.	What are the limitations of K-map?	1	1

3. State and Prove Involution law.
4. Convert the following Decimal(0.6875)10 to Binary.
5. Define Combinational circuits.
2 2

6. Write the Truth Table for full adder.22

		Q. Code:316767			
7.	Write short notes on propagation delay.	2	2	2	
8.	Design a 1-bit magnitude comparator.	2	2	2	
9.	Differentiate between latches and flip flops.		3	3	
10.	What is meant by edge triggered flip flops?	÷	3	3	
11.	Summarize the characteristic table and equation of JK flip flop.		3	3	
12.	What is shift register and Classify its types?		3	3	
13.	A seven bit Hamming code is received as 1111110.What is the correct code?	2	4	2	
14.	List the major difference between PLA and PAL.	2	4	2	
15.	What is volatile memory? Give an example.	2	4	2	
16.	How many check bits are required for single bit error detection and correction?	2	4	2	
17.	Discuss briefly about register transfer level.	:	5	3	
18.	Identify the modeling techniques available in HDL.	:	5	3	
19.	Differentiate LOGICAL AND and BITWISE AND operators.	:	5	3	
20.	Define a Sequential Binary multiplier?		5	3	

## PART- B (5 x 10 = 50 Marks)

			Marks	CO	RBT LEVEL
21. (a)	(i)	Minimize the following expression using Karnaugh Map	(5)	1	1

	Y=A'BC'D'+A'BC'D+ABC'D'+A'B'CD'			-
	(ii) State and Prove Demorgan's theorem	(5)	1	1
	(OR)			
(b)	Simplify the following switching functions using Quine McCluskey's tabulation method and realize expression using gates $F(A,B,C,D) = \Sigma(0,5,7,8,9,10,11,14,15)$	(10)	1	1
22. (a)	Design and implement a Binary to gray code converter. (OR)	(10)	2	2
<b>(b)</b>	Construct a 2 X 4 Encoder and Decoder in detail	(10)	2	2

23. (a) Reduce the number of states in the following State Table. Construct the (10) 3 3 reduced state table and draw the state diagram.



(OR)

- (b) Design a three bit synchronous counter using JK flip flop. Explain about the (10) 3 3 execution table and State Table
- 24. (a) Implement the following using PAL F1(A,B,C)=  $\sum(1,2,4,6)$ ; (10) 4 2 F2(A,B,C) =  $\sum(0,1,6,7)$ ; F3(A,B,C)=  $\sum(1,2,3,5,7)$

## (OR)

- (b) Explain about error detection and correction using hamming codes. (10) 4 2
- 25. (a) Illustrate the HDL operators with their symbol and type of operation(10) 5 3performed in RTL.

		Q. Code:31676'			
	(OR)				
(b)	Illustrate the Algorithmic State Machine chart in detail.	(10)	5	3	
	<u>PART- C (1 x 10 = 10 Marks)</u> (Q.No.26 is compulsory)	Marks	СО	RBT LEVEL	
26.	Construct the following Boolean function using 8:1 multiplexer $F(A,B,C)=\sum(1,3,5,6)$ .	(10)	2	2	

\*\*\*\*\*\*\*